View PCK953BD_4281670.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
Rev. 05 -- 9 October 2008 Product data sheet
1. General description
The PCK953 is a 3.3 V compatible, PLL-based clock driver device targeted for high performance clock tree designs. With output frequencies of up to 125 MHz, and output skews of 100 ps, the PCK953 is ideal for the most demanding clock tree designs. The devices employ a fully differential PLL design to minimize cycle-to-cycle and phase jitter. The PCK953 has a differential LVPECL reference input, along with an external feedback input. These features make the PCK953 ideal for use as a zero delay, low skew fan-out buffer. The device performance has been tuned and optimized for zero delay performance. The MR/OE input pin will reset the internal counters and 3-state the output buffers when driven HIGH. The PCK953 is fully 3.3 V compatible and requires no external loop filter components. All control inputs accept LVCMOS or LVTTL compatible levels, while the outputs provide LVCMOS levels with the ability to drive terminated 50 transmission lines. For series terminated 50 lines, each of the PCK953 outputs can drive two traces, giving the device an effective fan-out of 1 : 18. The device is packaged in a 7 mm x 7 mm 32-lead LQFP package to provide the optimum combination of board density and performance.
2. Features
I I I I I I I Fully integrated PLL Output frequency up to 125 MHz in PLL mode Outputs disable in high-impedance LQFP32 packaging 55 ps cycle-to-cycle jitter typical 9 mA quiescent current typical 60 ps static phase offset typical
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
3. Ordering information
Table 1. Ordering information Package Name PCK953BD PCK953BD/G LQFP32 Description plastic low profile quad flat package; 32 leads; body 7 x 7 x 1.4 mm Version SOT358-1 Type number
Also refer to Table 8 "Packing information".
4. Functional diagram
QFB PECL_CLK PECL_CLK FB_CLK VCO_SEL BYPASS MR/OE PLL_EN
002aae138
PHASE DETECTOR
LPF
VCO 200 MHz to 500 MHz
7
/2
/4
Q0 to Q6
Q7
Fig 1.
Functional diagram
5. Pinning information
5.1 Pinning
32 VCO_SEL 31 BYPASS
30 PLL_EN
29 GNDO
VCCA FB_CLK n.c. n.c. n.c. n.c. GNDI PECL_CLK
1 2 3 4 5 6 7 8 MR/OE 10 VCCO 11 Q7 12 GNDO 13 Q6 14 VCCO 15 Q5 16 9
25 GNDO 24 Q1 23 VCCO 22 Q2 21 GNDO 20 Q3 19 VCCO 18 Q4 17 GNDO
002aae137
27 VCCO
28 QFB
PCK953BD PCK953BD/G
Fig 2.
PCK953_5
Pin configuration for LQFP32
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
PECL_CLK
26 Q0
2 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
5.2 Pin description
Table 2. Symbol VCCA FB_CLK n.c. GNDI PECL_CLK PECL_CLK MR/OE VCCO Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 GNDO QFB PLL_EN BYPASS VCO_SEL Pin description Pin 1 2 3, 4, 5, 6 7 8 9 10 Description Analog supply voltage. See Section 11 "Application information" for design and layout considerations. Feedback clock input (CMOS) to comparator/phase detector. Not connected. Ground pin associated with input circuitry. LVPECL reference clock input, true. LVPECL reference clock input, complementary. Master reset/output enable input. See Table 3 "Function selection".
11, 15, 19, Supply voltage pins associated with output driver circuitry. 23, 27 12 14 16 18 20 22 24 26 13, 17, 21, Ground pins associated with output driver circuitry. 25, 29 28 30 31 32 Buffered clock output intended to be fed to feedback pin FB_CLK. PLL enable input pin. See Table 3 "Function selection". Bypass input pin. See Table 3 "Function selection". VCO select input pin. See Table 3 "Function selection". Buffered clock outputs (CMOS).
6. Functional description
Refer to Figure 1 "Functional diagram".
6.1 Function selection
Table 3. Pin BYPASS MR/OE VCO_SEL PLL_EN Function selection Value 1 0 1 0 1 0 1 0
PCK953_5
Function PLL enabled PLL bypass outputs disabled outputs enabled divide-by-2 divide-by-1 select VCO select PECL_CLK
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
3 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
7. Limiting values
Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol VCC VI II Tstg Parameter supply voltage input voltage input current storage temperature Conditions Min -0.3 -0.3 -40 Max +4.6 VDD + 0.3 20 +125 Unit V V mA C
8. Static characteristics
Table 5. Static characteristics Tamb = 0 C to 70 C; VCC = 3.3 V 5 %, unless specified otherwise. Symbol VIH VIL Vi(p-p) Vcm VOH VOL II Ci CPD ICC ICCPLL
[1] [2]
Parameter HIGH-level input voltage LOW-level input voltage peak-to-peak input voltage common-mode voltage HIGH-level output voltage LOW-level output voltage input current input capacitance power dissipation capacitance maximum quiescent supply current maximum PLL supply current
Conditions LVCMOS inputs LVCMOS inputs PECL_CLK PECL_CLK IOH = -20 mA IOL = 20 mA
[1] [2] [2]
Min 2.0 300 VCC - 1.5 2.4 -
Typ 25 9 9
Max 3.6 0.8 1000 VCC - 0.6 0.5 75 4 20 20
Unit V V mV mV V V A pF pF mA mA
per output all VCC pins VCCA pin only
-
Vcm is the difference from the most positive side of the differential input signal. Normal operation is obtained when the HIGH input is within the Vcm range and the input swing lies within the Vi(p-p) specification. The PCK953 outputs can drive series or parallel terminated 50 (or 50 to 0.5VCC) transmission lines on the incident edge (see Section 11 "Application information").
PCK953_5
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
4 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
9. Dynamic characteristics
Table 6. Dynamic characteristics Tamb = 0 C to 70 C; VCC = 3.3 V 5 %; unless specified otherwise. Symbol tr(o) tf(o) o tsk(o) fVCO fo(max) Parameter output rise time output fall time output duty cycle output skew time PLL VCO lock range maximum output frequency PLL mode; VCO_SEL = 1 PLL mode; VCO_SEL = 0 Bypass mode tpd(lock) tpd(bypass) tPLZ-HZ tPZL tjit(cc) tlock input to EXT_FB delay (with PLL locked) input to Qn delay output disable time output enable time cycle-to-cycle jitter time maximum PLL lock time peak-to-peak fref = 50 MHz PLL bypassed output-to-output; relative to QFB Conditions 0.8 V to 2.0 V 0.8 V to 2.0 V Min 0.30 0.30 45 120 20 35 -75 3 Typ 0.55 0.55 50 5.2 55 0.01 Max 0.8 0.8 55 100 500 100 125 225 +125 7 7 6 100 10 Unit ns ns % ps MHz MHz MHz MHz ps ns ns ns ps ms
10. PLL input reference characteristics
Table 7. PLL input reference characteristics Tamb = 0 C to 70 C. Maximum and minimum input reference is limited by the VCO lock range and the feedback divider. Symbol fref frefDC Parameter reference input frequency reference input duty cycle Conditions Min 20 25 Typ Max 125 75 Unit MHz %
PCK953_5
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
5 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
11. Application information
11.1 Power supply filtering
The PCK953 is a mixed analog/digital product and as such it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The PCK953 provides separate power supplies for the output buffers (VCCO) and the phase-locked loop (VCCA) of the device. The purpose of this design technique is to try to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a controlled environment such as an evaluation board, this level of isolation is sufficient. However, in a digital system environment where it is more difficult to minimize noise on the power supplies, a second level of isolation may be required. The simplest form of isolation is a power supply filter on the VCCA pin for the PCK953. Figure 3 illustrates a typical power supply filter scheme. The PCK953 is most susceptible to noise with spectral content in the 1 kHz to 1 MHz range. Therefore, the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the VCC supply and the VCCA pin of the PCK953. The current sourced though the VCCA pin is typically 15 mA (20 mA maximum), assuming that a minimum of 3.0 V must be maintained on the VCCA pin, very little DC voltage drop can be tolerated when a 3.3 V VCC supply is used. The resistor shown in Figure 3 must have a resistance of 10 to 15 to meet the voltage drop criteria. The RC filter pictured will provide a broadband filter with approximately 100 : 1 attenuation for noise whose spectral content is above 20 kHz. As the noise frequency crosses the series resonant point of an individual capacitor, its overall impedance begins to look inductive, and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. It is recommended that the user start with an 8 to 10 resistor to avoid potential VCC drop problems, and only move to the higher value resistors when a higher level of attenuation is shown to be needed. Although the PCK953 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.
3.3 V
PCK953
VCCA
Rs = 5 to 15
0.01 F
22 F
VCC
0.01 F
002aae139
Fig 3.
Power supply filter
PCK953_5
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
6 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
11.2 Driving transmission lines
The PCK953 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20 , the drivers can drive either parallel or series terminated transmission lines. In most high performance clock networks, point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 resistance to 0.5VCC. This technique draws a fairly high level of DC current, and thus only a single terminated line can be driven by each output of the PCK953 clock driver. For the series terminated case, however, there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 4 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fan-out of the PCK953 clock driver is effectively doubled due to its capability to drive multiple lines.
PCK953
OUTPUT BUFFER
Ro Rs = 36 Zo = 50
IN
OutA
14
PCK953
OUTPUT BUFFER
Ro
Rs = 36
Zo = 50
OutB0
IN
14
Rs = 36
Zo = 50
OutB1
002aae140
Fig 4.
Single versus dual transmission lines
The waveform plots of Figure 5 show the simulation results of an output driving a single line versus two lines. In both cases, the drive capability of the PCK953 output buffers is more than sufficient to drive 50 transmission lines on the incident edge. Note from the delay measurements in the simulations, a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the PCK953. The output waveform in Figure 5 shows a step in the waveform; this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 43 series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal: Zo V L = V S ------------------------------ R s + R o + Z o Zo = 50 || 50 Rs = 36 || 36 Ro = 14
PCK953_5 (c) NXP B.V. 2008. All rights reserved.
(1)
Product data sheet
Rev. 05 -- 9 October 2008
7 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
25 25 V L = 3.0 ----------------------------- = 3.0 ----- = 1.31 V 18 + 14 + 25 57 At the load end, the voltage will double due to the near unity reflection coefficient, to 2.62 V. It will then increment towards the quiescent 3.0 V in steps separated by one round-trip delay (in this case, 4.0 ns).
(2)
3.0 voltage (V) 2.0 IN
002aae141
OutA td = 3.8956 ns OutB td = 3.9386 ns
1.0
0 -0.5 0 4 8 12 time (ns) 16
Fig 5.
Single versus dual waveforms
Since this step is well above the threshold region, it will not cause any false clock triggering, however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 6 should be used. In this case, the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched.
PCK953
OUTPUT BUFFER
Ro
Rs = 22
Zo = 50
IN
14
Rs = 22
Zo = 50
002aae142
14 + 22 || 22 = 50 || 50 25 = 25
Fig 6.
Optimized dual line termination
SPICE level output buffer models are available for engineers who want to simulate their specific interconnect schemes. In addition, IV characteristics are in the process of being generated to support the other board-level simulators in general use.
PCK953_5
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
8 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
12. Package outline
LQFP32: plastic low profile quad flat package; 32 leads; body 7 x 7 x 1.4 mm SOT358-1
c
y X
24 25
17 16 ZE
A
e E HE wM bp pin 1 index 32 1 e bp D HD wM B vM B 8 ZD vM A 9 detail X L Lp A A2 A 1 (A 3)
0
2.5 scale
5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A max. 1.6 A1 0.20 0.05 A2 1.45 1.35 A3 0.25 bp 0.4 0.3 c 0.18 0.12 D (1) 7.1 6.9 E (1) 7.1 6.9 e 0.8 HD 9.15 8.85 HE 9.15 8.85 L 1 Lp 0.75 0.45 v 0.2 w 0.25 y 0.1 Z D (1) Z E (1) 0.9 0.5 0.9 0.5 7 o 0
o
Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT358 -1 REFERENCES IEC 136E03 JEDEC MS-026 JEITA EUROPEAN PROJECTION
ISSUE DATE 03-02-25 05-11-09
Fig 7.
PCK953_5
Package outline SOT358-1 (LQFP32)
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
9 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
13. Packing information
Table 8. Packing information Ordering code (12NC) 9352 679 41118 9352 679 41128 9352 679 41151 9352 679 41157 9352 761 22128 Package SOT358-1 (LQFP32) SOT358-1 (LQFP32) SOT358-1 (LQFP32) SOT358-1 (LQFP32) SOT358-1 (LQFP32) Packing reel pack, SMD, 13" reel pack, SMD, 13", turned tray pack, bakeable, single tray pack, bakeable, multiple reel pack, SMD, 13", turned JEDEC standard package orientation in reel Description 180 rotation package orientation in reel JEDEC standard package orientation in reel Type number PCK953BD PCK953BD PCK953BD PCK953BD PCK953BD/G
14. Soldering of SMD packages
This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".
14.1 Introduction to soldering
Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.
14.2 Wave and reflow soldering
Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:
* Through-hole components * Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging. The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable. Key characteristics in both wave and reflow soldering are:
* Board specifications, including the board finish, solder masks and vias
PCK953_5 (c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
10 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
* * * * *
Package footprints, including solder thieves and orientation The moisture sensitivity level of the packages Package placement Inspection and repair Lead-free soldering versus SnPb soldering
14.3 Wave soldering
Key characteristics in wave soldering are:
* Process issues, such as application of adhesive and flux, clinching of leads, board
transport, the solder wave parameters, and the time during which components are exposed to the wave
* Solder bath specifications, including temperature and impurities 14.4 Reflow soldering
Key characteristics in reflow soldering are:
* Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
higher minimum peak temperatures (see Figure 8) than a SnPb process, thus reducing the process window
* Solder paste printing issues including smearing, release, and adjusting the process
window for a mix of large and small components on one board
* Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 9 and 10
Table 9. SnPb eutectic process (from J-STD-020C) Package reflow temperature (C) Volume (mm3) < 350 < 2.5 2.5 Table 10. 235 220 Lead-free process (from J-STD-020C) Package reflow temperature (C) Volume (mm3) < 350 < 1.6 1.6 to 2.5 > 2.5 260 260 250 350 to 2000 260 250 245 > 2000 260 245 245 350 220 220
Package thickness (mm)
Package thickness (mm)
Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.
PCK953_5 (c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
11 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 8.
temperature
maximum peak temperature = MSL limit, damage level
minimum peak temperature = minimum soldering temperature
peak temperature
time
001aac844
MSL: Moisture Sensitivity Level
Fig 8.
Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".
15. Abbreviations
Table 11. Acronym CMOS LPF LVCMOS LVPECL LVTTL PECL PLL RC SPICE VCO Abbreviations Description Complementary Metal-Oxide Semiconductor Low-Pass Filter Low Voltage Complementary Metal-Oxide Semiconductor Low Voltage Positive Emitter-Coupled Logic Low Voltage Transistor-Transistor Logic Positive Emitter-Coupled Logic Phase-Locked Loop Resistor-Capacitor network Simulation Program with Integrated Circuit Emphasis Voltage Controlled Oscillator
PCK953_5
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
12 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
16. Revision history
Table 12. PCK953_5 Modifications: Revision history Release date 20081009 Data sheet status Product data sheet Change notice Supersedes PCK953_4 Document ID
* * * *
The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Section 2 "Features", deleted (old) 8th bullet item Section 3 "Ordering information": - added Type number PCK953BD/G - added paragraph following Table 1
* *
Table 4 "Limiting values": removed (old) table note 1(now covered under Section 17.3 "Disclaimers") Table 5 "Static characteristics": - changed title of this table from "DC characteristics" to "Static characteristics" - changed symbol "Vp-p" to "Vi(p-p)" - changed symbol/parameter "VCMR, Common mode range" to "Vcm, common-mode voltage" - changed symbol "IIN" to "II" - changed symbol "CIN" to "Ci"
*
Table 6 "Dynamic characteristics": - changed title of this table from "AC characteristics" to "Dynamic characteristics" - split "tr, tf" specification into 2 separate items, "tr(o), output rise time" and "tf(o), output fall time" - changed symbol "tpw, output duty cycle" to "o, output duty cycle" - changed symbol "fMAX" to "fo(max)" - changed symbol "tjitter" to "tjit(cc)" - deleted (old) table note 1
* *
Added Section 13 "Packing information" Added soldering information Product data Product data Product data Product data ECN 853-2222 30050 dated 18 June 2003 ECN 853-2222 29827 dated 02 May 2003 ECN 853-2222 25600 dated 08 Feb 2001 PCK953_3 PCK953_2 PCK953_1 -
PCK953_4 20030731 (9397 750 11762) PCK953_3 20030502 (9397 750 11465) PCK953_2 20010208 (9397 750 08062) PCK953_1 20001025
PCK953_5
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
13 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
17. Legal information
17.1 Data sheet status
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
[1] [2] [3]
Product status[3] Development Qualification Production
Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification.
Please consult the most recently issued document before initiating or completing a design. The term `short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.
17.2 Definitions
Draft -- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet -- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications -- Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values -- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale -- NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license -- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.
17.3 Disclaimers
General -- Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes -- NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use -- NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or
17.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
18. Contact information
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com
PCK953_5
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 -- 9 October 2008
14 of 15
NXP Semiconductors
PCK953
20 MHz to 125 MHz PECL input, 9 CMOS output, 3.3 V PLL clock driver
19. Contents
1 2 3 4 5 5.1 5.2 6 6.1 7 8 9 10 11 11.1 11.2 12 13 14 14.1 14.2 14.3 14.4 15 16 17 17.1 17.2 17.3 17.4 18 19 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 Pinning information . . . . . . . . . . . . . . . . . . . . . . 2 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 Functional description . . . . . . . . . . . . . . . . . . . 3 Function selection. . . . . . . . . . . . . . . . . . . . . . . 3 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4 Static characteristics. . . . . . . . . . . . . . . . . . . . . 4 Dynamic characteristics . . . . . . . . . . . . . . . . . . 5 PLL input reference characteristics. . . . . . . . . 5 Application information. . . . . . . . . . . . . . . . . . . 6 Power supply filtering . . . . . . . . . . . . . . . . . . . . 6 Driving transmission lines . . . . . . . . . . . . . . . . . 7 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9 Packing information. . . . . . . . . . . . . . . . . . . . . 10 Soldering of SMD packages . . . . . . . . . . . . . . 10 Introduction to soldering . . . . . . . . . . . . . . . . . 10 Wave and reflow soldering . . . . . . . . . . . . . . . 10 Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 11 Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 11 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 13 Legal information. . . . . . . . . . . . . . . . . . . . . . . 14 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 14 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Contact information. . . . . . . . . . . . . . . . . . . . . 14 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Please be aware that important notices concerning this document and the product(s) described herein, have been included in section `Legal information'.
(c) NXP B.V. 2008.
All rights reserved.
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 9 October 2008 Document identifier: PCK953_5

▲Up To Search▲

Price & Availability of PCK953BD

	To Download PCK953BD Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .